Boolean Algebra and De Morgan’s Theorem

Boolean algebra is the math of 0s and 1s. It lets you simplify a tangle of gates into the smallest equivalent circuit — fewer gates means less area, less power and less delay. These identities are the rules you apply, by hand or with a tool, to minimise logic.

Core identities

  • Identity: A·1 = A, A+0 = A
  • Null: A·0 = 0, A+1 = 1
  • Idempotent: A·A = A, A+A = A
  • Complement: A·A' = 0, A+A' = 1
  • Distributive: A·(B+C) = A·B + A·C
  • De Morgan: (A·B)' = A'+B',   (A+B)' = A'·B'

De Morgan’s theorem is the one you will use most: it converts an AND of inverts into a NAND, and is how synthesis tools push inversions around to match the gates a library actually has.

Algebra is only trustworthy if the simplified expression is truly equivalent. The simulator checks it exhaustively — it sweeps all 8 input combinations and confirms the raw expression A·B + A·B' equals the simplified A, and that both De Morgan forms hold:

module tb;
  reg a, b, c; integer i; reg bad;
  initial begin
    bad = 0;
    for (i = 0; i < 8; i = i + 1) begin
      {a,b,c} = i[2:0];
      // A*B + A*B' simplifies to A
      if ( (a&b)|(a&~b)  !== a )            bad = 1;
      // De Morgan: (A*B)' == A' + B'
      if ( ~(a&b) !== (~a|~b) )             bad = 1;
      // De Morgan: (A+B)' == A' * B'
      if ( ~(a|b) !== (~a&~b) )             bad = 1;
    end
    $display(bad ? "MISMATCH - identity does not hold" :
                   "all 8 combinations: simplification and both De Morgan forms hold");
    $finish;
  end
endmodule
8949156890722041246706784019460874855907104555879304182892854005746153351507044

Check yourself

State De Morgan’s two theorems in words.

The complement of an AND is the OR of the complements: (A·B)’ = A’+B’. The complement of an OR is the AND of the complements: (A+B)’ = A’·B’. Equivalently, break the bar and flip the operator.

Why does minimising a Boolean expression matter physically?

Fewer literals and terms mean fewer gates, which cuts silicon area, dynamic and leakage power, and often the critical-path delay — directly improving cost, battery life and speed.

Have questions about this topic?
Share your question in comments or talk to our mentor team for batch guidance.
▶ Try it in the ChipXpert Lab

Open this design in the free in-browser simulator — edit, compile and see the waveform/log instantly.

Run it in the Lab

Learn Verilog with mentors, labs and placement support

This free series is maintained by the ChipXpert training team in Hyderabad & Bengaluru. Go deeper with instructor-led courses on real EDA tools.

Explore VLSI Courses
Next batch starts 18th November 2026
Start your VLSI career with ChipXpert

Live online and classroom batches in Hyderabad & Bengaluru. Fill in your details and a counsellor will call you back.

  • Real EDA tools in your browser: industry-standard EDAReal EDA tools in your browser
  • Recorded sessions on the elearn portalRecorded sessions
  • Placement assistance: resume, mock interviewsPlacement assistance
  • Merit scholarship up to 60% · EMI optionsScholarship up to 60%
Hi! Ask me about courses, fees, batches or discounts. ×
BENGALURU
HYDERABAD